

## Volume 2 Issue 4

Article Number: 23084

# Design and Implementation of Multi-Operative Reversible Gate for Even/Odd Parity Generators In Quantum Based Technologies

Puspak Pain<sup>\*1</sup>, Arindam Sadhu<sup>2</sup>, Kunal Das<sup>3</sup>, and Maitreyi Ray Kanjilal<sup>4</sup>

<sup>1</sup>PhD. Cell, Department of Electronics and Communication Engineering, Maulana Abul Kalam Azad University of Technology, Haringhata, Nadia, West Bengal, India 741249

<sup>2</sup>Department of Electronics and Communication Engineering, Greater Kolkata College of Engineering and Management, Baruipur, West Bengal, India 743387

<sup>3</sup>Department of Computer Science, Acharya Prafulla Chandra College, West Bengal State University, Kolkata, West Bengal, India 700131

<sup>4</sup>Victoria Institution (College), Calcutta University, West Bengal, India, Kolkata 700009

---

### Abstract

Quantum technology is graciously budding in nano-communication due to its properties and logical function, having the momentous prosperity of being reversible. It has gained an appeal to future-generation research owing to those sole aspects that may not be explored in the classical realm. A reliable nano-communication system utilizes varied error detection and correction techniques. Beyond low device density, authentic random number generation is a crucial issue in the cryptographic aspects of future communication architecture. To our knowledge, this is the innate study of an intriguing prospect: the design and implementation based on the lower level of power 'even/odd parity generator' using a single multi-operative reversible gate that has been achieved and functionally authenticated in the QCA nanotechnology, likewise in the IBMQ experience allied to quantum-based technologies. This breakthrough in nanotechnology and quantum-based technologies could have significant implications for blooming more efficient, secure communication systems in post-quantum cryptography.

---

**Keywords:** Multi-Operative; Reversible Circuit; Even/Odd Parity Generator; Nano-Communication; Quantum Technologies

---

## 1 Introduction

'Complementary metal-oxide semiconductor' logic is a highly viable technique for creating computing and communication devices. Quantum-dot cellular automata (QCA) are the preferred surrogate to CMOS technology for making integrated circuits at the nanoscale level. QCA technology presents numerous benefits over CMOS, such as increased circuit densities, quicker processing speed and reduced power usage. In addition, the productive nature of nanotechnology and VLSI fabrication mutually depend on each other's growth. The drive for high-performance digital circuits in the nanoscale is allied to the CMOS paradigm. Quantum-based technology has sparked researchers to explore new approaches to computing and circuit design [1]. It necessitates a reliable and efficient nanostructure, such as QCA, that can replace CMOS and provide faster processing speeds with minimal power consumption at extreme thicknesses[2, 3].

---

\*Corresponding author: [puspak1985@gmail.com](mailto:puspak1985@gmail.com)

**Received:** 19 August 2023; **Revised:** 01 September 2023; **Accepted:** 04 September 2023; **Published:** 30 September 2023

© 2022 Journal of Computers, Mechanical and Management.

This is an open access article and is licensed under a [Creative Commons Attribution-Non Commercial 4.0 International License](https://creativecommons.org/licenses/by-nc/4.0/).

**DOI:** [10.57159/gadl.jcmm.2.4.23084](https://doi.org/10.57159/gadl.jcmm.2.4.23084).

QCA devices enable current-free information flow [2], resulting in high-density circuits with fast switching speeds at room temperature. It attributes to their low energy usage, dissipation, and density of packaging, with the capability for THz-speed operation [4–6]. QCA was initially shown through Metal-Island use and can be implemented via semiconductor, molecular or magnetic means [7]. QCA devices work on quantum mechanics and charge quantization principles [2, 8]. The quantization of charge is fundamental in quantum mechanics and crucial to its operation. Quantum computing explores this occurrence for new computational devices with potential revolutionary capabilities in information processing [9–12].

This study explored the use of semiconductor-based QCA and quantum computing to enhance security in nano-communication. Our research examines the effectiveness of reversible gates in QCA and quantum computing, with potential implications for secure communication strategies in nanotechnology. The aim is to strengthen secure communication methods during the post-quantum era of cryptography by leveraging quantum effects for information processing and complex computations.

## 1.1 Preliminaries

### QCA basics

In QCA, electron polarizations determine the logic state instead of voltage levels in CMOS technology. The fundamental unit of quantum cellular automata is the QCA cell, which utilizes quantum mechanics principles to enable efficient computation at the nanoscale. This cell contains four strategically positioned quantum dots arranged in a square formation, with two electrons enclosed within. Due to Coulombic repulsion, the electrons occupy antipodal locations in equilibrium. This arrangement of quantum dots serves as a suggested model for quantum computation, as it allows the execution of Boolean logic functions. The intricate states of the quantum dots enable the encoding and processing of information [2–8]. It is akin to traditional cellular automata (CA) and relies on tunneling, a phenomenon in quantum mechanics, which enables information propagation through the system, allowing non-local interactions and state superposition and applications in computing and cryptography [2–12]. The movable electrons in binary QCA can tunnel between dots and form two stable polarizations, 'P' = +1 (as logic '1') and 'P' = -1 (as logic '0'), following Fig.1 of QCA cell operation [2, 13–19].




Figure 1: Illustration of two stable stem cell states in a QCA cell using four quantum dots (logic '1' on the left hand and logic '0' on the right) [15].

Coulombic interactions between neighboring cells enable information to flow without electron transfer, resulting in minimal power dispersion. In a series QCA cells, each cell can rearrange its polarized status in accordance with the abutting cell to create the information flow [15–17]. The 'QCA wire', 'Inverter' (I) and 'Majority Voter' (MV) serve as the fundamental and logical building blocks in any QCA circuit design. Their versatile nature facilitates the efficient conception of logical circuits in the QCA framework [3, 8, 18, 19]. The 'MV' acts as a two-input AND gate for any fixed input at the '-1.00' polarization, as a two-input OR gate for '+1.00' polarization [20]. QCA, or Quantum-dot Cellular Automata, is a nanotechnology-based computing paradigm that utilizes the principles of quantum mechanics. In BQCA cell operation, binary information is represented by manipulating and interacting with tiny semiconductor particles called quantum dots. These cells are arranged in a grid-like structure and governed by the laws of quantum physics. The use of QCA in secure nano-communication for post-quantum cryptography has gained attention recently [4, 16–20].

## Reversible logic in quantum-based technologies

The primary goal of VLSI is achieving low-power design. With each bit of information lost, conventional irreversible logic circuits release ‘ $KT\ln 2$ ’ joules of heat energy, where ‘ $K$ ’ stands for Boltzmann’s constant and ‘ $T$ ’ indicates the absolute temperature throughout the estimation [9]. Bennett’s research [10] indicates that  $KT\ln 2$  joules of energy in reversible logic processing cannot be lost. Power-saving reversible logic circuit design is essential for quantum-based technologies, as energy dissipation causes information loss, making it a fruitful area of research [14, 21–26]. The inclusion of reversibility improves QCA effectiveness. Reversible circuit methodology takes precedence in QCA, quantum computing, and DNA computing [16, 27–29]. Quantum technology employs reversible gates like ‘Fredkin’, ‘Toffoli’, ‘Feynman’, and ‘Peres Gate’ as embellished in [22–30].

**Definition 2.2.1:** “If a reversible gate has  $k$  inputs and therefore  $k$  outputs, Input Vector  $I_v$  is mapped with output vector  $O_v$  such that mapping is bijective, i.e. the one-to-one mapping between  $I_v$  and  $O_v$ . The corresponding reversible gate is known as the RLG  $k \times k$  gate” [31].

The optimal use of reversible circuits is essential for the efficient operation of quantum computers, requiring physical and logical reversibility. Reversible gates are essential in quantum computing, preserving information by ensuring unique outputs for each input and vice versa. This property allows for backward computations and minimizes energy consumption and heat dissipation in quantum circuits [21–23, 31].

## Quantum gates and fundamentals: IBMQ experience

Quantum gates are a crucial component of reversible circuits in quantum computers. Several quantum gates are commonly used in quantum computing, including the “Pauli-X” gate (or ‘NOT’ gate), “Hadamard” gate, “phase shift” gate, ‘Controlled-NOT’ gate (“Feynman” or ‘CNOT’), “Toffoli” gate (‘CCNOT’) and the “Swap gate”, “RZ gate” and so on [32–35]. Each quantum gate has distinct mathematical qualities that allow it to perform explicit action on qubits on the quantum mechanics platform. Quantum gates can be combined to form complex quantum circuits that enable the manipulation of qubits and the execution of quantum algorithms and circuits. Now, using the equations (1), (2), (3), and (4), look into several widely used gates of quantum computing.

1. The simplest elementary gate is  $1 \times 1$  ‘NOT’ gate. The “Pauli-X” gate or the bit-flip gate is the quantum equivalent of the classical NOT gate, represented by the unitary matrix, as shown in Eq. (1) [33, 36]:

$$X = \begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix} = |0\rangle\langle 1| + |1\rangle\langle 0| \quad (1)$$

2. A quantum gate that generates a uniform superposition of two basis states in one qubit is known as a “Hadamard” gate. It means  $|0\rangle$  is converted to  $\frac{|0\rangle+|1\rangle}{\sqrt{2}}$  and  $|1\rangle$  to  $\frac{|0\rangle-|1\rangle}{\sqrt{2}}$ . The matrix representation of the ‘Hadamard’ gate [35, 37–39] is as shown in Eq. (2).

$$H = \frac{1}{\sqrt{2}} \times \begin{bmatrix} 1 & 1 \\ 1 & -1 \end{bmatrix} \quad (2)$$

3. The two-qubit “Swap” gate exchanges the states of the two concerned input qubits. The matrix expression is as given by Eq. (3) [34, 37, 38]:

$$SWAP = \begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix} \quad (3)$$

4. A “Rz” gate refers to a diagonal single-qubit rotation operator, which can be implemented in hardware through frame modifications involving z-axis rotations at an angle of ‘ $\theta$ ’ (measured in radians) [39, 40]. The matrix representation of the “Rz” gate is as given by Eq. (4).

$$Rz(\theta) = \begin{bmatrix} e^{-i\frac{\theta}{2}} & 0 \\ 0 & e^{i\frac{\theta}{2}} \end{bmatrix} \quad (4)$$

Quantum computing uses quantum bits, utilizing quantum mechanics principles, for faster computations, enabling breakthroughs in communication, cryptography, and optimization, which have the potential to revolutionize those fields significantly [32–37]. IBM has developed IBM Quantum Experience (IBMQ) software and cloud-based services to enable researchers, educators, and developers to design quantum algorithms, run them on quantum hardware, and simulate their performance on classical computers [34–38]. Furthermore, IBM Quantum Experience features Qiskit [36, 37], an open-source quantum software toolkit. It consists of various modules with tools to create and manipulate quantum circuits, algorithms implementation, and execution on IBM’s devices or simulators. IBM Quantum Experience has been designed to make quantum computing more accessible and facilitate research into the technology’s capabilities and limitations.

In practice, QCA and quantum computing increase the security of nanotechnology by optimizing RAM cells, implementing quantum-resistant encryption algorithms, and constructing nanoscale sensors and detectors for secure communication and detection of security breaches or unauthorized access. A few academic efforts have focused on designing multi-operative reversible gates for secure nano-communication circuit applications, including parity generators and parity checkers in quantum-based technologies amid the post-quantum era outlook.

## 2 The Proposed Designs

The schematic building block and logical representation of the proffered  $3 \times 3$  Multi-operative Reversible Quantum logic gate (MRQ-gate) are depicted in Fig. 2a and 2b.




Figure 2: (a) Proposed schematic design of  $3 \times 3$  reversible gate; (b) Planned logical diagram of  $3 \times 3$  reversible gate.

The logical diagram illustrates the count of fundamental logic gates (one XOR, one NOT, and one XNOR) used in the proposed design. The output implementation count is needed to evaluate MRQ-gate fabrication complexity. Additionally, the evaluation approach assesses the fabrication complexity of the MRQ-gate by analyzing the output implementation count (as shown in Figure 2b), providing valuable insights into its overall hardware intricacy. The MRQ-gate design has minimal hardware complexity and considers the number of fabrication steps and efficiency by relying only on three fundamental logic gates: XOR, XNOR, and NOT operations within its framework. Indeed makes it a cost-effective potential design for large-scale quantum circuits for implementation in quantum-based Technologies.

As per the *definition 2.2.1*, a reversible gate has a unique and reciprocal correspondence among its input and output vectors. The MRQ-gate's encoding and input-output combinations are listed in Table 1, establishing and verifying its reversibility. The MRQ-gate mapping function,  $IV(A, B, C) \rightarrow OV(A, B, C)$ , is tested bijective by examining the correspondence between the input (IV) and output (OV) vectors (as referred to in Table 1). In due course, the QCA schematic layout and its simulation outcomes are exposed in Figures 3a and 3b. Likewise, a quantum computing approach using IBM QISKIT, illustrated in Figures 4a and 4b, can verify and confirm that the MRQ-gate satisfies the criteria for a reversible gate. This property makes the MRQ-gate a potential candidate for implementation in future quantum information processing systems.

Table 1: Truth Table of the Projected  $3 \times 3$  Reversible Gate: Proof of Reversibility

A	B	C	A'	A XOR B	(A XOR B XOR C)'
0	0	0	1	0	1
0	0	1	1	0	0
0	1	0	1	1	0
0	1	1	1	1	1
1	0	0	0	1	0
1	0	1	0	1	1
1	1	0	0	0	1
1	1	1	0	0	0

### 2.1 Quantum Technologies and Design Approaches: Simulation Tools and Result

In this section, the design and implementation of our intended Multi-operative Reversible Quantum (MRQ) circuit has been realized in an energy-efficient QCA framework along with IBMQ Experience [36] to authenticate its functionality. Accordingly, the QCA schematic layout adopting QCADesigner 2.0.3 [13] as well as its simulation outcomes are exposed in Figures 3a and 3b. Afterwards, a quantum computing approach using IBM QISKIT design for that proposal computes and illustrated in Figures 4a and 4b



Figure 3: (a) Schematic QCA layout of the projected  $3 \times 3$  reversible circuit; (b) Simulation results of designed  $3 \times 3$  reversible circuit

These demonstrate the effectiveness of our proposed method in achieving reversible quantum computing with an energy-efficient QCA framework and functional authentication through IBMQ Experience. Overall, these results provide strong evidence for the feasibility and practicality of implementing the intended simple MRQ circuit in real-world quantum computing and open up new possibilities for secure nano-communication applications with improved energy efficiency and functionality.




Figure 4: (a) The IBMQ schematic layout of the projected  $3 \times 3$  reversible circuit; (b) The probable  $3 \times 3$  reversible circuit's computational output in IBMQ configuration.

### 3 Application of Multi-Operative Reversible Gate in Quantum-Based Technologies for Even/Odd Parity Generators

This study presents a cutting-edge multi-operative reversible quantum ('MRQ') module that offers an innovative approach and potential applications in quantum-based technologies that are required in designing fundamental components of secure nano-communication systems such as 'Even/Odd Parity bit Generator.' The proposed approach introduces a simple reversible gate that operates at multiple levels that can improve and enhance security for quantum-based technologies at the nanoscale.

### 3.1 Proposed design and results of even/odd Parity bit generator using MRQ

Now consider 'A', 'B', and 'C' as intended message bits consigned via a communication medium. To generate the parity bit  $P_{E-O}$ , simply one XOR, afterwards one XNOR maneuver, and contrariwise, is recommended. Thus, amid two reversible MRQ gates in a simple cascade connection, a three-bit 'even/odd' parity generator circuit can effortlessly be attained, as shown in Figure 5, where first, the 'MRQ' turns out the XOR of the inputs 'A' and 'B' along with one garbage expense as the complement of input "A".




Figure 5: Logical illustration of the proffered 'even/odd' parity bit generator employing two projected multi-operative reversible quantum ('MRQ') modules.

The formed XOR-ed with 'A' and 'B' inputs of the first 'MRQ' is afterwards used as one of the inputs to the second 'MRQ'. The second 'MRQ' gives rise to the garbage value outputs as  $(A \oplus B)'$ ,  $(A \oplus B \oplus C)$  and  $(A \oplus B \oplus C)'$  will be the final corresponding yield bits of the even parity generator (EPG) and odd parity generator (OPG).




Figure 6: (a) QCA layout; (b) QCA simulation results for the intended 'even/odd' parity bit generator; (c) IBMQ schematic design of the intended 'even/odd' parity bit generator using the projected multi-operative reversible quantum ('MRQ') module; (d) Computational output in IBMQ of the planned 'even/odd' parity bit generator

The logical block illustration and simulation results of the intended 'even/odd' parity bit generator using two 'MRQ' modules have been functionally authenticated in QCA nanotechnology, likewise in IBMQ Experience as portrayed in Figure 5 and Figures 6a, 6b, 6c and 6d. In this work, we have considered the QCA realization concurrently with quantum computing simulation to authenticate the function and performance of the destined 'even/odd' parity bit generator and implementation employing 'MRQ'.

## 4 Accuracy Analysis and Discussion

This section analyses the accuracy and discusses the study findings and their implications for the current state of research. The proposal demonstrates the potential for producing an 'even/odd' parity bit generator deploying 'MRQ' modules in QCA and IBM Qiskit-like quantum-based technologies. The IBMQ computational output showed perfect accuracy (100%) and matched theoretical predictions for our planned 'even/odd' parity bit generator, as evident in Fig. 6 (d). The terminology 'Even/Odd' also merits this proposal to describe our module's ability to generate both types (even and odd) of parity bits together. This feature is favourable for applications that demand a concurrent generation of even and odd bits without processing delays. The proposed MRQ module-based technology aligns with computational output and theoretical predictions, offering the potential for practical applications in quantum computing. It reliably generates parity bits, reduces errors, and enhances data security, encryption methods, and faster solutions to complex challenges, which could have far-reaching implications for industries relying on data security and computational efficiency. Thus, our projected fruitful schemes in different quantum-based technologies show promising results for reliable and secure nano-communication systems and hold immense gist for multiple applications that meet the growing demands of modern technologies.

However, the proposed design of quantum-based technologies may face limitations and potential hurdles owing to their nanoscale nature, such as defect analysis, fault model development, testing, and the expensive lithography of QCA devices. As another option, scalability, noise, de-coherence, quantum error correction in quantum state measurement, hardware integration, signal synchronization, interconnectivity between components, and high computational cost are challenging tasks open to researchers to achieve robust, practical, fault-tolerant quantum circuits for real-world applications of quantum computing systems [20–22, 28–32, 44–46].

## 5 Conclusion and Future Works

In conclusion, our projected simple multi-operative reversible gate shows promising results for the effort of many more efficient and secure modules in future computing, nano-communication systems, and cryptographic applications. The research claims that the MRQ-gate design is a practical and cost-effective idea for large-scale quantum circuits since it only necessitates a few simple logic gates, resulting in little hardware complexity.

These findings also provide an opportunity for further academic exploration and development in the post-quantum era. Thus, future works could focus on exploring the potential of this module for large-scale circuits and its integration with other reversible and non-reversible modules to evolve an awe-inspiring 'Network-on-Chip' (NoC) or complex 'System-on-Chip' (SoC)-based nano-communication systems and post-quantum cryptography realization. Depending on the unique requirements of the end users, a single design may be beneficial in a variety of future secure nano-communication modules like "Even/Odd Parity bit Checker", "True Random Number Generator (TRNG)" and many others. It would also be interesting to compare the effectiveness and energy efficiency of the proposed reversible gate to other available choices. Scaling up and optimizing the proposed MRQ module with various quantum technologies could reveal its potential for fault-tolerant computing and more complex quantum tasks.

## Declaration of Competing Interests

The authors declares that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

## Funding Declaration

This research did not receive any grants from governmental, private, or nonprofit funding bodies.

## Author Contribution

**Puspak Pain:** Conceptualization, investigation, methodology, and writing - original draft, data curation, formal analysis; **Arindam Sadhu:** Conceptualization, methodology, software, visualization, data curation, writing, reviewing, and editing. **Kunal Das:** Visualization, investigation, software validation, supervision; **Maitreyi Ray Kanjilal:** Supervision; formal analysis, reviewing, editing.

## References

- [1] Technology Working Group, “International roadmap for devices and systems: 2021 update executive summary,” technical report, Institute of Electrical and Electronics Engineers, 2020.
- [2] C. S. Lent, P. D. Tougaw, W. Porod, and G. H. Bernstein, “Quantum cellular automata,” *Nanotechnology*, vol. 4, no. 1, p. 49, 1993.
- [3] M. Abdullah-Al-Shafi and A. N. Bahar, “Designing majority gate-based nanoscale two-dimensional two-dot one-electron parity generator and checker for nano-communication,” *International Nano Letters*, vol. 9, no. 3, pp. 265–276, 2019.
- [4] C. S. Lent and B. Isaksen, “Clocked molecular quantum-dot cellular automata,” *IEEE Transactions on Electron Devices*, vol. 50, no. 9, pp. 1890–1896, 2003.
- [5] R. Cowburn and M. Welland, “Room temperature magnetic quantum cellular automata,” *Science*, vol. 287, no. 5457, pp. 1466–1468, 2000.
- [6] Y. Wang and M. Lieberman, “Thermodynamic behavior of molecular-scale quantum-dot cellular automata (qca) wires and logic devices,” *IEEE Transactions on Nanotechnology*, vol. 3, no. 3, pp. 368–376, 2004.
- [7] W. Liu, E. E. Swartzlander Jr, and M. O’Neill, *Design of semiconductor QCA systems*. Artech House, 2013.
- [8] D. Kumar, C. Kumar, S. Gautam, and D. Mitra, “Design of practical parity generator and parity checker circuits in qca,” in *2017 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS)*, pp. 28–33, IEEE, 2017.
- [9] R. Landauer, “Irreversibility and heat generation in the computing process,” *IBM journal of research and development*, vol. 5, no. 3, pp. 183–191, 1961.
- [10] C. H. Bennett, “Logical reversibility of computation,” *IBM journal of Research and Development*, vol. 17, no. 6, pp. 525–532, 1973.
- [11] D. P. DiVincenzo, “The physical implementation of quantum computation,” *Fortschritte der Physik: Progress of Physics*, vol. 48, no. 9-11, pp. 771–783, 2000.
- [12] A. R. Shinde and S. P. Bendale, “Evolution of quantum machine learning and an attempt of its application for sdn intrusion detection,” in *Quantum Computing: A Shift from Bits to Qubits*, pp. 437–456, Springer, 2023.
- [13] K. Walus, T. J. Dysart, G. A. Jullien, and R. A. Budiman, “Qcadesigner: A rapid design and simulation tool for quantum-dot cellular automata,” *IEEE transactions on nanotechnology*, vol. 3, no. 1, pp. 26–31, 2004.
- [14] P. Pain, K. Das, A. Sadhu, M. R. Kanjilal, and D. De, “Power analysis attack resistable hardware cryptographical circuit design using reversible logic gate in quantum cellular automata,” *Microsystem Technologies*, pp. 1–13, 2019.
- [15] B. Safaiezhadeh, E. Mahdipour, M. Haghparast, S. Sayedsalehi, and M. Hosseinzadeh, “Novel design and simulation of reversible alu in quantum dot cellular automata,” *The Journal of Supercomputing*, vol. 78, no. 1, pp. 868–882, 2022.
- [16] P. Pain, K. Das, A. Sadhu, M. R. Kanjilal, and D. De, “Novel true random number generator based hardware cryptographic architecture using quantum-dot cellular automata,” *International Journal of Theoretical Physics*, vol. 58, pp. 3118–3137, 2019.
- [17] M. Sarvaghad-Moghaddam and A. A. Orouji, “A new design and simulation of reversible gates in quantum-dot cellular automata technology,” *CoRR*, vol. abs/1803.11017, 2018.
- [18] P. D. Tougaw and C. S. Lent, “Logical devices implemented using quantum cellular automata,” *Journal of Applied physics*, vol. 75, no. 3, pp. 1818–1825, 1994.
- [19] K. Das, D. De, and M. De, “Competent universal reversible logic gate design for quantum dot cellular automata,” *WSEAS Trans. Circuits Syst*, vol. 11, pp. 401–411, 2012.
- [20] S. Seyedi, A. Otsuki, and N. J. Navimipour, “A new cost-efficient design of a reversible gate based on a nano-scale quantum-dot cellular automata technology,” *Electronics*, vol. 10, no. 15, p. 1806, 2021.
- [21] D. P. Vasudevan, P. K. Lala, J. Di, and J. P. Parkerson, “Reversible-logic design with online testability,” *IEEE transactions on instrumentation and measurement*, vol. 55, no. 2, pp. 406–414, 2006.
- [22] H. Thapliyal and N. Ranganathan, “Testable reversible latches for molecular qca,” in *2008 8th IEEE Conference on Nanotechnology*, pp. 699–702, IEEE, 2008.



- [23] J. C. Das and D. De, “Quantum-dot cellular automata based reversible low power parity generator and parity checker design for nanocommunication,” *Frontiers of Information Technology & Electronic Engineering*, vol. 17, no. 3, pp. 224–236, 2016.
- [24] E. Fredkin and T. Toffoli, “Conservative logic,” *International Journal of theoretical physics*, vol. 21, no. 3-4, pp. 219–253, 1982.
- [25] R. P. Feynman, “Quantum mechanical computers,” *Optics news*, vol. 11, no. 2, pp. 11–20, 1985.
- [26] T. Toffoli, “Reversible computing,” in *International colloquium on automata, languages, and programming*, pp. 632–644, Springer, 1980.
- [27] D. Maslov and G. W. Dueck, “Reversible cascades with minimal garbage,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 23, no. 11, pp. 1497–1509, 2004.
- [28] M. Momenzadeh, J. Huang, M. B. Tahoori, and F. Lombardi, “Characterization, test, and logic synthesis of and-or-inverter (aoi) gate design for qca implementation,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 24, no. 12, pp. 1881–1893, 2005.
- [29] A. M. Chabi, A. Roohi, H. Khademolhosseini, S. Sheikhfaal, S. Angizi, K. Navi, and R. F. DeMara, “Towards ultra-efficient qca reversible circuits,” *Microprocessors and Microsystems*, vol. 49, pp. 127–138, 2017.
- [30] K. Das and D. De, “Novel approach to design a testable conservative logic gate for qca implementation,” in *2010 IEEE 2nd International Advance Computing Conference (IACC)*, pp. 82–87, IEEE, 2010.
- [31] K. Das and D. De, “Characterization, test and logic synthesis of novel conservative and reversible logic gates for qca,” *International Journal of Nanoscience*, vol. 9, no. 03, pp. 201–214, 2010.
- [32] M. A. Nielsen and I. L. Chuang, *Quantum computation and quantum information*. Cambridge university press, 2010.
- [33] D. McMahon, *Quantum computing explained*. John Wiley & Sons, 2007.
- [34] L. Bello, J. Challenger, A. Cross, I. Faro, J. Gambetta, J. Gomez, A. Javadi-Abhari, P. Martin, D. Moreda, J. Perez, E. Winston, and C. Wood, “Qiskit,” insert publication year here.
- [35] P. Pain, A. Sadhu, K. Das, and M. R. Kanjilal, “Quantum random number generators for cryptography: Design and evaluation,” in *Computational Advancement in Communication, Circuits and Systems: Proceedings of 3rd ICCACCS 2020*, pp. 315–322, Springer, 2022.
- [36] IBM and QX team, “Backend specification,” 2018. Accessed: June 2018.
- [37] “quantum information science kit.”
- [38] M. S. Anis, H. Abraham, R. A. AduOffei, G. Agliardi, M. Aharoni, I. Y. Akhalwaya, G. Aleksandrowicz, T. Alexander, M. Amy, S. Anagolum, *et al.*, “Qiskit: An open-source framework for quantum computing,” *Qiskit/qiskit*, 2021.
- [39] A. V. Sergienko, *Quantum communications and cryptography*. CRC press, 2018.
- [40] K. Das and A. Sadhu, “Experimental study on the quantum search algorithm over structured datasets using ibmq experience,” *Journal of King Saud University-Computer and Information Sciences*, vol. 34, no. 8, pp. 6441–6452, 2022.
- [41] S. Riyaz, S. F. Naz, and V. K. Sharma, “Multioperative reversible gate design with implementation of 1-bit full adder and subtractor along with energy dissipation analysis,” *International Journal of Circuit Theory and Applications*, vol. 49, no. 4, pp. 990–1012, 2021.
- [42] M. Mano and M. Ciletti, *Digital Design with an Introduction to Verilog HDL*. India: Pearson Education, 5 ed., 2011.
- [43] V. K. Sharma, “Parity generators for nanocommunication systems using qca nanotechnology,” *Periodica Polytechnica Electrical Engineering and Computer Science*, vol. 67, no. 2, pp. 229–237, 2023.
- [44] T. B. Taha, A. A. Barzinjy, F. H. S. Hussain, and T. Nurtayeva, “Nanotechnology and computer science: Trends and advances,” *Memories-Materials, Devices, Circuits and Systems*, vol. 2, p. 100011, 2022.
- [45] A. Luckow, J. Klepsch, and J. Pichlmeier, “Quantum computing: Towards industry reference problems,” *Digitale Welt*, vol. 5, pp. 38–45, 2021.
- [46] H. Chen and L. Zhao, “Quantum-dot cellular automata as a potential technology for designing nano-scale computers: Exploring the state-of-the-art techniques and suggesting the opportunities for the future,” *Optik*, vol. 265, p. 169431, 2022.